

1.115 CMOS 3 - ~ 8-Bit Addressable Latch

High-Voltage Types (20-Volt Rating)

CD4099B 8-bit addressable latch is a serial-input, parallel-output storage register that can perform a variety of functions.

Data are inputted to a particular bit in the latch when that bit is addressed (by means of inputs A0, A1, A2) and when WRITE DISABLE is at a low level. When WRITE DISABLE is high, data entry is inhibited; however, all 8 outputs can be continuously read independent of WRITE DISABLE and address inputs.


A master RESET input is available, which resets all bits to a logic "O" level when RESET and WRITE DISABLE are at a high level. When RESET is at a high level, and WRITE DISABLE is at a low level, the latch acts as a 1-of-8 demultiplexer; the bit that is addressed has an active output which follows the data input, while all unaddressed bits are held to a logic "O" level.

The CD4099B types are supplied in 16-lead hermetic ceramic dual-in-line packages (F3A suffix), 16-lead plastic dual-in-line packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

Features:

- Serial data input Active parallel output
- Master clear Storage register capability
- Can function as demultiplexer
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V (full package-temperature range), 100 nA at 18 V and 25°C
- Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at V_{DD} = 15 V
- 5-V, 10-V, and 15-V parametric ratings


Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices' ... *p*...





Applications:

- Multi-line decoders
- A/D converters

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	The state of the Second
Voltages referenced to V _{SS} Terminal)	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	 A state of the second se
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$	
For T _A = +100°C to +125°C	Derate Linearity at 12mW/°C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	1
FOR T _A = FULL PACKAGE-TEMPERATURE RANGE (All Package	Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tsto)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	and the start of







Copyright © 2003. Texas Instruments Incorporated


CD4099B Types


RECOMMENDED OPERATING CONDITIONS at $T_A = 25^\circ$ C (Unless otherwise specified) For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	SEE	V _{DD}	LIMITS			
	FIG. 15*	(V)	MIN.	MAX.	UNITS	
Supply Voltage Range: (At T _A = Full Package Temperature Range)			3	.18	V	
Minimum Pulse Width, tw		5	200	· -		
Data	4	10	100	· · · ·	÷ 1	
		15	80		د • ب	
		5	400	_	· .	
Address	(8)	10	200	1997 - 1997 - 199 7 - 1997	ns.	
		15	125	÷ `	-	
		5	150	_		
Reset	5	10	75	_		
		15	50	_		
Setup Time, t _S Data to WRITE DISABLE		5	100			
	6)	10	50	. —		
		15	35	-	ns	
Hold Time, t _H		5	150	_		
Data to WRITE DISABLE	(7)	10	75	· _	ns	
		15	50	-		

* Circled numbers refer to times indicated on master timing diagram.

Note: In addition to the above characteristics, a WRITE DISABLE ON time (the time that WRITE DISABLE is at a high level) must be observed during an address change for the total time that the external address lines A0, A1, and A2 are settling to a stable level, to prevent a wrong cell from being addressed (see Fig. 3).











Fig. 3 - Definition of WRITE DISABLE ON time.






STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS			
ISTIC	Vo	VIN	VDD					+25			UNITS		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.			
Quiescent Device Current,	-	0,5	5	5	5	150	150	-	0.04	5	μΑ		
	, · <u></u> '	0,10	10	10	10	300	300	-	0.04	10			
1DD Max.	_	0,15	15	20	20	600	600	-	0.04	20			
	-	0,20	20	100	100	3000	3000	-	0.08	100			
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1				
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6				
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	"			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	mA		
(Source)	2.5	0,5	5	· -2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
Current,	9.5	0,10	10	-1.6	-1,5	-1.1	-0.9	-1.3 ·	-2.6				
IOH Min.	13.5	0,15	15	-4.2	-4	2.8	-2.4	-3.4	-6.8				
Output Voltage:	·	0,5	5	0.05				-	0	0.05			
Low-Level, VOL Max.	~ <u>-</u>	0,10	10	0.05				-	0	0.05	V		
VUL 1110A.	-	0,15	15	0.05					0	0.05			
Output Voltage:	-	0,5	5	4.95				4.95	5	-			
High-Level,	-	0,10	10	9.95				9.95	10	-"			
VOH Min.	-	0,15	15	14.95				14.95	15	_			
Input Low Voltage, VjL Max.	0.5, 4.5		5	1.5				-	-	1.5			
	1, 9	-	10	3				-	— 1	3	v		
	1.5,13.5	-	15	4				-	—	4			
Input High Voltage, VIH Min.	0.5, 4.5		5		:	3.5		3.5	—		_ * _		
	1, 9	-	10	7				7		_			
	1.5,13.5	-	15	11				11	_	-			
Input Current IIN Max.	_	0,18	18	±0.1	±0.1	,±1	±1	-	±10-5	±0.1	μА		



CD4099BH DIMENSIONS AND PAD LAYOUT

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10⁻⁻³ inch).



(deta to Qn) vs. load capacitance.






Fig. 9 - Typical transition time vs. load capacitance.







3

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 25^\circ C$, $C_L = 50 \, pF$, Input t_r , $t_f = 20 \text{ ns}$, $R_L = 200 \text{ K}\Omega$

· · · · · · · · · · · · · · · · · · ·						
CHARACTERISTIC		CONDITIONS SEE V _{DD}		LIMITS ALL PACKAGE TYPES		
	FIG.15*	(V)	TYP.	UNITS		
Propagation Delay: tpLH		5	200	MAX. 400		
tPHI		10	75	150		
Data to Output,		15	50	100		
WRITE DISABLE		5	200	400		
to Output, tPLH	, 2	10	80	160	ns	
^t PHL		15	60	120		
		5	175	350		
Reset to Output,	3	10	80	160		
tPHL		15	65	130		
Address to Output,		5	225	450		
tPLH	. 9	10	100	200		
^t PHL		15	75	150		
Transition Time, tTHL		5	100	200		
(Any Output) tTLH	1	10	50	100	ns	
		15	40	80		
Minimum Pulse		5	100	200	· · ·	
Width, t _W	(4)	10	50	100	ns	
Data		15	40	80		
		5	200	400		
Address	8	10	100	200	ns	
1		15	65	125		
		5	75	150		
Reset	5	10	40	75	ns	
		15	25	50		
Minimum Setup		5	50	100		
Time, tg	6	10	25	50	ns	
Data to WRITE DISABLE		15	20	35		
Minimum Hold		5	75	150		
Time, t _H		10	40	75	ns	
Data to WRITE DISABLE		15	25	50		
Input Capacitance, CIN	Any Inp	iut	5	7.5	pF	

*Circled numbers refer to times indicated on master timing diagram.





crosspoint switch.

1. THE

At Az

A3

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

MPDI002C - JANUARY 1995 - REVISED DECEMBER 20002

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

/д.

- B. This drawing is subject to change without notice.
- /C Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.




MECHANICAL DATA

MSOI002B - JANUARY 1995 - REVISED SEPTEMBER 2001

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated